diff options
| author | Grygorii Strashko <grygorii.strashko@ti.com> | 2020-08-28 23:19:43 +0300 |
|---|---|---|
| committer | Vinod Koul <vkoul@kernel.org> | 2020-09-08 15:53:10 +0530 |
| commit | 7f78322cdd67c7b01b0f0723b140a04ad8fcec7b (patch) | |
| tree | 8e1e4e10b66bb075a6ab0ea07e1fc5a5026c3b83 /Documentation/devicetree | |
| parent | d3fa20b97c779e1dfd341e65a3b84eb1ad650ae7 (diff) | |
phy: ti: gmii-sel: retrieve ports number and base offset from dt
On K3 AM654x/J721E platforms the Port MII mode selection register(s) have
similar format and placed in the System Control Module (SCM) module
sequentially as one register per port, but, depending SOC and CPSW
instance, the base offset and number of ports can be different.
Hence, add possibility to retrieve number of ports and base registers
offset from DT and support for max possible number of ports supported by K3
SoCs like J721E.
Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Link: https://lore.kernel.org/r/20200828201943.29155-4-grygorii.strashko@ti.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'Documentation/devicetree')
0 files changed, 0 insertions, 0 deletions